

# V850 Architecture Overview

High performance and Energy Efficient

Bobby Wong

Renesas Electronics Corporation

2010/08/04 Rev. 20100602a

# Agenda

- V850 Positioning among the REA Products
- V850 MCU family
  - Naming convention
  - Product family
- V850ES Architecture for Performance
  - Pipeline enhancements
  - Instruction enhancement
- V850ES Low Power and Energy Efficiency
  - High performance at low frequency
  - Flexible standby modes

# MCU and MPU Solutions

<b>Application Processor</b>	32-bit	<b>SH-4A</b> 600MHz	32-bit	<b>SH-4</b> 240MHz	32-bit	<b>SH-3</b> 200MHz
<b>High-end Connectivity</b>	32-bit	<b>SH-2A</b> 200MHz	32-bit	<b>RX600</b> 100MHz	32-bit	<b>V850ES</b> 50MHz
<b>TFT LCD Control</b>	32-bit	<b>SH-2A</b> 200MHz	32-bit	<b>RX600</b> 100MHz	32-bit	<b>H8S/SX</b> 50MHz
<b>Ultra Low Power</b>	32-bit	<b>V850ES</b> 20MHz	16-bit	<b>78K0R</b> 20MHz	8-bit	<b>78K0</b> 10MHz
<b>General Purpose</b>	32-bit	<b>R32C</b> 50MHz	16-bit	<b>M16C</b> 32MHz	16-bit	<b>R8C</b> 20MHz

## Application Focused Solutions

<b>WiFi</b> SH, RX, R8C	<b>Motor Control</b> SH, RX, R8C	<b>Capacitive Touch</b> R8C	<b>Industrial CAN</b> R8C, R32C, SH	<b>Lighting</b> 78K0
----------------------------	-------------------------------------	--------------------------------	--	-------------------------

# MCU Naming Convention

**V850ES / JG3-L**

## CPU Core Type

V850 : V850  
V850E : V850E1  
V850ES : V850ES  
V850E2 : V850E2

## Line up

H : 5V GP  
J : 3V GP  
M : High end GP  
I : Motor ASSP

## Spec/ Pin count

C : 40/48pin	H : 128pin
E : 64pin	J : 144pin
F : 80pin	K : 176pin
G : 100pin	L : 208pin

“x” means a wildcard  
V850ES/Jx3-L, V850ES/Hx3

## Generation

The bigger the number, the later the generation

## Option

-L : Low Power  
-H : High Performance/USB  
-U/-E : USB Host/Ethernet

# V850 MCU Products in 2010

## General Purpose

**V850ES/Jx3**  
62 DMIPS v2.1

Max Freq: 32MHz  
Voltage: 2.85 – 3.6V  
Pins: 100-144  
Flash: 385-1024 KB  
RAM: 32-60 KB

## Ultra Low Power General Purpose

**V850ES/Jx3-L**  
STOP Current 1.5uA

Max Freq: 20MHz  
Voltage: 2.0 -3.6V  
Pins: 80 - 100  
Flash: 256 - 512KB  
RAM: 32 - 40KB

## Low Power Connectivity

**V850ES/Jx3-L**  
USB Device

Max Freq: 20MHz  
Voltage 2.85-3.6V  
Pins: 100  
Flash: 256 - 512 KB  
RAM: 40 KB

## Connectivity

**V850ES/Jx3-H**  
81 DMIPS v2.1  
USB Device

Max Freq: 48MHz  
Voltage: 2.85-3.6V  
Pins: 48 -128  
Flash: 16-512 KB  
RAM: 8-56KB

**V850ES/Jx3-U**  
81 DMIPS v2.1  
USB Device + Host

Max Freq: 48MHz  
Voltage 2.85-3.6V  
Pins: 100-128  
Flash: 384-512 KB  
RAM: 48-56KB

**V850ES/Jx3-E**  
84 DMIPS v2.1  
Eth MAC + USB Device

Max Freq: 50MHz  
Voltage: 2.85-3.6V  
Pins: 128-144  
Flash: 256-512 KB  
RAM: 76-128KB

# What is unique about V850 MCUs?

## **High performance in Small Package**

V850ES delivers 1.9DMIPS/MHz as small as 7x7mm 48-pin package

## **Energy Efficient for Portable Application**

V850ES/Jx3-L delivers 0.3mA/DMIPS

## **Flexible sleep and wake up for portable application**

Radio can wake up sleeping V850 by sending data/clock on CSI

## **Fast Response Time for control**

Minimum 4 cycles compared to Cortex-M3 12 cycles<sup>1</sup>

## **High density Flash with automotive reliability**

Transparent Error Correction Code embedded in flash

<sup>1</sup> Source: <http://www.arm.com/products/processors/cortex-m/cortex-m3.php>

# **V850ES MCU Architecture**

## **High Performance and Low Power**



# V850 Architecture

## ■ Harvard Architecture

- Separate Instruction and Data buses to reduce congestion from the von Neumann architecture single bus architecture

## ■ Bus Control Unit with DMA


- Data transfer without MCU intervention
- MCU can continue execution – increase performance
- DMA bring data in/out – increase bandwidth





# Enhanced Pipeline Delivering High Performance


- Enhanced 5-stage pipeline with Branch/Load Pipe and Non-Block Load/Store delivering 1.9DMIPS/MHz




- Branch address can be calculated in ID stage to reduce typical branch penalty
- Load/store buffer hide 1 clock cycle memory latency

# Branch/Load Pipe hides latency

- Typical BEQ instruction: BEQ REG1, REG2, Immediate
  - Compare REG1 and REG2 in ALU (EX stage)
  - Address calculation can only be done in EX stage




- V850 Conditional Branch: BCOND Immediate
  - Branch using Flag such as Zero, Carry, Negative and etc
  - Address calculation is done in ID stage



# Branch/Load Pipe hides latency


- Typical LOAD instruction: LD REG1, REG2, Immediate




- V850 Short LOAD instruction: SLD REG1, Immediate

# Load/Store Buffer reduces stalling pipe

- Load/store stalls a traditional RISC 5-stage pipeline



- Enhanced load/store buffer reduces pipeline stall



# Instruction Set For Performance and Fast Control

## ■ Fast computation


- Saturated arithmetic operation
- 16x16 hardware multiplier to support fast multiplication
- Single cycle shift with barrel shift hardware
- Single cycle bit manipulation operation
- Single cycle byte swap

## ■ Fast Response

- Conditional Branch
  - Branch based on Flag (C, Z and etc) hide 1 clock latency
- Table of Function Call
  - Faster address calculation for long call

# Low Power Consumption

- Enhanced pipeline delivers high performance at 1.9DMIPS/MHz (v2.1)
- V850ES can operate at a low frequency to achieve the same processing performance as Cortex-M3 (1.25 DMIPS/MHz) <sup>1</sup>
- Lower frequency consumes less power



	DMIPS (2.1) DMIPS/MHz	CPU Freq. <sup>2</sup>	Flash Freq. <sup>2</sup>	DMIPS (2.1) <sup>3</sup>	Run Current 3.3V 25C <sup>2</sup>
A Cortex-M3 based MCU	1.25	36MHz	24 MHz (1 wait state @ 36MHz) (max Flash freq = 24MHz)	40 DMIPS	17.3mA
V850ES/Jx3-L	1.95	20MHz	20 MHz (0 wait state) (max Flash freq = 32MHz)	39 DMIPS	12mA


<sup>1</sup> Source: <http://www.arm.com/products/processors/cortex-m/cortex-m3.php>

<sup>2</sup> Based on values stated in an MCU vendor's Cortex M3 based MCU datasheet

<sup>3</sup> Based on internal benchmarking

# Low Power Consumption

- Enhanced pipeline delivers high performance at 1.9DMIPS/MHz (v2.1)
- V850ES can operate at a low frequency to achieve the same processing performance as Cortex-M3 (1.25 DMIPS/MHz) <sup>1</sup>
- Lower frequency consumes less power



	DMIPS (2.1) DMIPS/MHz	CPU Freq. <sup>2</sup>	Flash Freq. <sup>2</sup>	DMIPS (2.1) <sup>3</sup>	Run Current 3.3V 25C <sup>2</sup>	Energy Efficiency
A Cortex-M3 based MCU	1.25	36MHz	24 MHz (1 wait state @ 36MHz) (max Flash freq = 24MHz)	40 DMIPS	17.3mA	0.4mA/DMIPS
V850ES/Jx3-L	1.95	20MHz	20 MHz (0 wait state) (max Flash freq = 32MHz)	39 DMIPS	12mA	0.3mA/DMIPS

<sup>1</sup> Source: <http://www.arm.com/products/processors/cortex-m/cortex-m3.php>

<sup>2</sup> Based on values stated in an MCU vendor's Cortex M3 based MCU datasheet

<sup>3</sup> Based on internal benchmarking

# Different Standby Modes and Options

- Different operation modes to tailor application needs

<sup>2</sup> 32kHz oscillator/PLL can be switched on/off

Mode	Condition								
	32kHz Osc. Ckt.	Main Osc. Ckt.	PLL	CPU	Peripherals		Regulator	Flash	RAM/Register
					RTC	Others			
RUN	ON <sup>2</sup>	ON	ON <sup>2</sup>	ON	ON	ON	ON	ON	Retained



# Different Standby Modes and Options

- Different operation modes to tailor application needs

<sup>2</sup> 32kHz oscillator/PLL can be switched on/off

Mode	Condition								
	32kHz Osc. Ckt.	Main Osc. Ckt.	PLL	CPU	Peripherals		Regulator	Flash	RAM/Register
					RTC	Others			
RUN	ON <sup>2</sup>	ON	ON <sup>2</sup>	ON	ON	ON	ON	ON	Retained
HALT	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	ON	ON	ON	ON	Retained

# Different Standby Modes and Options

- Different operation modes to tailor application needs

<sup>1</sup> RTC and some peripherals such as UART can be left on

<sup>2</sup> 32kHz oscillator/PLL can be switched on/off

Mode	Condition								
	32kHz Osc. Ckt.	Main Osc. Ckt.	PLL	CPU	Peripherals		Regulator	Flash	RAM/Register
					RTC	Others			
RUN	ON <sup>2</sup>	ON	ON <sup>2</sup>	ON	ON	ON	ON	ON	Retained
HALT	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	ON	ON	ON	ON	Retained
IDLE1	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	ON	ON	Retained

# Different Standby Modes and Options

- Different operation modes to tailor application needs

<sup>1</sup> RTC and some peripherals such as UART can be left on

<sup>2</sup> 32kHz oscillator/PLL can be switched on/off

Mode	Condition								
	32kHz Osc. Ckt.	Main Osc. Ckt.	PLL	CPU	Peripherals		Regulator	Flash	RAM/Register
					RTC	Others			
RUN	ON <sup>2</sup>	ON	ON <sup>2</sup>	ON	ON	ON	ON	ON	Retained
HALT	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	ON	ON	ON	ON	Retained
IDLE1	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	ON	ON	Retained
IDLE2	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	ON	OFF	Retained

# Different Standby Modes and Options

- Different operation modes to tailor application needs

<sup>1</sup> RTC and some peripherals such as UART can be left on

<sup>2</sup> 32kHz oscillator/PLL can be switched on/off

Mode	Condition								
	32kHz Osc. Ckt.	Main Osc. Ckt.	PLL	CPU	Peripherals		Regulator	Flash	RAM/Register
					RTC	Others			
RUN	ON <sup>2</sup>	ON	ON <sup>2</sup>	ON	ON	ON	ON	ON	Retained
HALT	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	ON	ON	ON	ON	Retained
IDLE1	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	ON	ON	Retained
IDLE2	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	ON	OFF	Retained
STOP	ON <sup>2</sup>	STOP	STOP	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	Low Power	OFF	Retained

# Different Standby Modes and Options

- Different operation modes to tailor application needs


<sup>1</sup> RTC and some peripherals such as UART can be left on

<sup>2</sup> 32kHz oscillator can be switched on/off

Mode	Condition								
	32kHz Osc. Ckt.	Main Osc. Ckt.	PLL	CPU	Peripherals		Regulator	Flash	RAM/Register
					RTC	Others			
RUN	ON <sup>2</sup>	ON	ON <sup>2</sup>	ON	ON	ON	ON	ON	Retained
HALT	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	ON	ON	ON	ON	Retained
IDLE1	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	ON	ON	Retained
IDLE2	ON <sup>2</sup>	ON	ON <sup>2</sup>	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	ON	OFF	Retained
STOP	ON <sup>2</sup>	STOP	STOP	STOP	STOP <sup>1</sup>	STOP <sup>1</sup>	Low Power	OFF	Retained
RTC Backup (Jx3-L, with 384KB or up)	ON	STOP	STOP	STOP	ON	STOP	OFF	OFF	Only RTC Registers

# Comparison to a Cortex-M3-based MCU


	DMIPS (2.1) DMIPS/MHz	CPU Freq. <sup>1</sup>	Flash Freq. <sup>1</sup>	DMIPS (2.1) <sup>2</sup>	Run Current 3.3V 25C <sup>1</sup>	Energy Efficiency
A Cortex M3- based MCU	1.25	36MHz	24 MHz (1 wait state @ 36MHz)	40 DMIPS	17.3mA	0.4mA/DMIPS
V850ES/Jx3-L	1.95	20MHz	20 MHz (0 wait state)	39 DMIPS	12mA	0.3mA/DMIPS



1 Based on values stated in an MCU vendor's Cortex M3 based MCU datasheet

2 Based on internal benchmarking

# Scalable Family to Meet Different Cost Structure





Thank You

Renesas Electronics Corporation

©2010. Renesas Electronics Corporation, All rights reserved.